International Journal of Engineering Technology and Applied Science
ISSN (Online): 2395-3853
Home
About Us
Join Us
Editorial Board
Contact Us
Guidelines
Privacy Policy
Terms & Conditions
Refund & Cancellation
Scope & Topics
Fee Structure
Author Guidelines
Paper Submission
Payment
Accepted Papers
Search By Index
Search By Content
Notice Board
Register
Login
Notice Board :
Call for Paper
Vol.
10
Issue
9
Submission Start Date:
September 1, 2024
Acceptence Notification Start:
September 20, 2024
Submission End:
September 26, 2024
Final ManuScript Due:
September 28, 2024
Publication Date:
September 30, 2024
Notice Board:
Call for PaperVol.
10
Issue
9
Submission Start Date:
September 1, 2024
Acceptence Notification Start:
September 20, 2024
Submission End:
September 26, 2024
Final ManuScript Due:
September 28, 2024
Publication Date:
September 30, 2024
Volume V Issue II
Paper Title
Modelling and Simulation of Low Power ALU Using Hybrid Pass Transistor Transmission Line Logic
Author Name
Mr.Vinod, Prof.Ashish Raghuwanshi
Year Of Publication
2019
Volume and Issue
Volume 5 Issue 2
Abstract
Full Adder, which is the core of any arithmetic and logic unit that is the main component used in all the processors. T
PaperID
IJETAS/February/2019/04
Prev
1
Next